About
Prof. Lokesh L presently working as Assistant professor in ECE department with teaching experience of 17 Years. My research area is Analog VLSI and currently pursuing Ph.D. under VTU in Analog VLSI design field. Aiming for learning teaching experience and focus on innovative ideas in Electronics & Communication Field.
Research Areas
2Research Interest
- 1. VLSI Design 2. Analog Circuit Design 3. Power Electronics
Research Projects
- Analog Front End Modelling using Cadence
Publications
3Conferences
- 2. Lokesh .L ,J Pawan Syam, Shashi Dhār Tan try (2019) �Combined modeling of MEMS Capacitive Accelerometer and Readout Circuit �. At the International Symposium on Non Linear Theory and Its Applications (NOLTA-2019), Kulalumpur, Malaysia.
- 3. Lokesh .L , Sanket N Shettar, Shashi Dhar Tan try, �Noise modeling of ECG signals for Analog Front End�, 2020 Seventh International Conference on Computing on Sustainable Global Development (IndiaCom), 12-14 March 2020,), New Delhi, India
Journals
- 1. Lokesh . L , Shashi Dhar Tan try , ?Modeling of Read Channel for Biomedical Sensors ?, International Journal of Science & Research (IJSR-2016)", Bengaluru.
Teaching
1Education
3-
Ph.D(pursuing)PES School of Engineering Research Center(VTU)2017
-
M Tech (Digital Electronics & Communication) Dayananda Sagar College of Engineering (VTU)Dayananda Sagar College of Engineering (VTU)2014
-
B.E(TELECOMMUNICATION ENGG)SJCIT , CHIKKABALLAPUR2000
Experience
2-
Assistant ProfessorPESU , EC CAMPUS2014 – TILL DATE
-
Assistant ProfessorYDIT2003 – 2014
Achievements
2- 1. Designed and taught various Power Electronics simulation modules. 2. Best performer in NIT IMS MBA admission drive held in YDIT 3. Coordinated for ICACCI-2018 International Conference.
- 1. Designed and taught various Power Electronics simulation modules. 2. Best performer in NIT IMS MBA admission drive held in YDIT 3. Coordinated for ICACCI-2018 International Conference.
Responsibilities
1- PROJECT CO ORDINATOR , MENTOR , CLASS TEACHER
Campus
EC Campus